NXP Semiconductors /MIMXRT1064 /IOMUXC /SW_MUX_CTL_PAD_GPIO_EMC_31

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_EMC_31

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SEMC_DATA09 of instance: semc

1 (ALT1): Select mux mode: ALT1 mux port: FLEXPWM3_PWMA01 of instance: flexpwm3

2 (ALT2): Select mux mode: ALT2 mux port: LPUART7_TX of instance: lpuart7

3 (ALT3): Select mux mode: ALT3 mux port: LPSPI1_PCS1 of instance: lpspi1

4 (ALT4): Select mux mode: ALT4 mux port: CSI_DATA22 of instance: csi

5 (ALT5): Select mux mode: ALT5 mux port: GPIO4_IO31 of instance: gpio4

8 (ALT8): Select mux mode: ALT8 mux port: ENET2_TDATA01 of instance: enet2

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_EMC_31

Links

() ()